e2f6588bd4
Add an optional heuristic to allow cpus to not service interrupts during periods of low activity, to help power conservation. If more than power_thresh cpus are more then a standard deviation below the average load, and no cpus are overloaded by more than a standard deviation and have more than one irq on them, then we stop balancing to a single cpu. If at any time we have a cpu go over a standard deviation of load, we re-enable all the cpus for balancing
64 lines
1 KiB
C
64 lines
1 KiB
C
#ifndef _INCLUDE_GUARD_TYPES_H
|
|
#define _INCLUDE_GUARD_TYPES_H
|
|
|
|
#include <glib.h>
|
|
|
|
#include "cpumask.h"
|
|
|
|
#define BALANCE_NONE 0
|
|
#define BALANCE_PACKAGE 1
|
|
#define BALANCE_CACHE 2
|
|
#define BALANCE_CORE 3
|
|
|
|
/*
|
|
* IRQ Classes
|
|
*/
|
|
#define IRQ_OTHER 0
|
|
#define IRQ_LEGACY 1
|
|
#define IRQ_SCSI 2
|
|
#define IRQ_TIMER 3
|
|
#define IRQ_ETH 4
|
|
|
|
/*
|
|
* IRQ Types
|
|
*/
|
|
#define IRQ_TYPE_LEGACY 0
|
|
#define IRQ_TYPE_MSI 1
|
|
#define IRQ_TYPE_MSIX 2
|
|
|
|
enum obj_type_e {
|
|
OBJ_TYPE_CPU,
|
|
OBJ_TYPE_CACHE,
|
|
OBJ_TYPE_PACKAGE,
|
|
OBJ_TYPE_NODE
|
|
};
|
|
|
|
struct topo_obj {
|
|
uint64_t load;
|
|
enum obj_type_e obj_type;
|
|
int number;
|
|
int powersave_mode;
|
|
cpumask_t mask;
|
|
GList *interrupts;
|
|
struct topo_obj *parent;
|
|
GList *children;
|
|
GList **obj_type_list;
|
|
};
|
|
|
|
struct irq_info {
|
|
int irq;
|
|
int class;
|
|
int type;
|
|
int level;
|
|
struct topo_obj *numa_node;
|
|
cpumask_t cpumask;
|
|
cpumask_t affinity_hint;
|
|
uint64_t irq_count;
|
|
uint64_t last_irq_count;
|
|
uint64_t load;
|
|
int moved;
|
|
struct topo_obj *assigned_obj;
|
|
};
|
|
|
|
#endif
|