7cd766c0f4
This support is found in kernels 2.6.35 and beyond. The new affinity_hint hook found in /proc/irq/<num>/ can be populated by underlying device drivers. The cpumask in this file will be used as a preferred affinity, allowing devices with multiple interrupt sources (e.g. MSI-X enabled network devices) to better control their NUMA locality of data flows. Signed-off-by: Peter P Waskiewicz Jr <peter.p.waskiewicz.jr@intel.com> git-svn-id: https://irqbalance.googlecode.com/svn/trunk@25 46b42954-3823-0410-bd82-eb80b452c9b5
91 lines
1.2 KiB
C
91 lines
1.2 KiB
C
#ifndef _INCLUDE_GUARD_TYPES_H
|
|
#define _INCLUDE_GUARD_TYPES_H
|
|
|
|
#include <glib.h>
|
|
|
|
#include "cpumask.h"
|
|
|
|
#define BALANCE_NONE 0
|
|
#define BALANCE_PACKAGE 1
|
|
#define BALANCE_CACHE 2
|
|
#define BALANCE_CORE 3
|
|
|
|
#define IRQ_OTHER 0
|
|
#define IRQ_LEGACY 1
|
|
#define IRQ_SCSI 2
|
|
#define IRQ_TIMER 3
|
|
#define IRQ_ETH 4
|
|
#define IRQ_GETH 5
|
|
#define IRQ_TGETH 6
|
|
|
|
|
|
struct package {
|
|
uint64_t workload;
|
|
int number;
|
|
|
|
cpumask_t mask;
|
|
|
|
int class_count[7];
|
|
|
|
GList *cache_domains;
|
|
GList *interrupts;
|
|
};
|
|
|
|
struct cache_domain {
|
|
uint64_t workload;
|
|
int number;
|
|
|
|
int marker;
|
|
|
|
cpumask_t mask;
|
|
|
|
cpumask_t package_mask;
|
|
|
|
int class_count[7];
|
|
|
|
GList *cpu_cores;
|
|
GList *interrupts;
|
|
};
|
|
|
|
|
|
struct cpu_core {
|
|
uint64_t workload;
|
|
int number;
|
|
|
|
int marker;
|
|
|
|
int class_count[7];
|
|
|
|
cpumask_t package_mask;
|
|
cpumask_t cache_mask;
|
|
cpumask_t mask;
|
|
|
|
GList *interrupts;
|
|
};
|
|
|
|
struct interrupt {
|
|
uint64_t workload;
|
|
|
|
int balance_level;
|
|
|
|
int number;
|
|
int class;
|
|
|
|
uint64_t count;
|
|
uint64_t old_count;
|
|
uint64_t extra;
|
|
|
|
cpumask_t mask;
|
|
cpumask_t old_mask;
|
|
|
|
|
|
cpumask_t numa_mask;
|
|
cpumask_t allowed_mask;
|
|
|
|
/* user/driver provided for smarter balancing */
|
|
cpumask_t node_mask;
|
|
};
|
|
|
|
|
|
#endif
|